当前位置:网站首页>NVIDIA uses AI to design GPU: the latest H100 has been used, which reduces the chip area by 25% compared with traditional EDA
NVIDIA uses AI to design GPU: the latest H100 has been used, which reduces the chip area by 25% compared with traditional EDA
2022-07-19 10:57:00 【QbitAl】
White cross From the Aofei temple
qubits | official account QbitAI
NVIDIA finally revealed :
H100 It's actually close 13000 Circuits , yes AI The design of the ?!
In the latest paper , They introduced how to use deep reinforcement learning agent Method of designing circuit .
According to the researchers , This method is also the first in the industry .
It is worth mentioning that , This article includes references , Only short 6 page .
Many netizens expressed that , It was so cool, !
Learn to build circuit frames by playing games
As Moore's law slows down , Developing other technologies to improve chip performance has become increasingly important .
Smaller design 、 faster 、 Arithmetic circuits with lower power consumption , Is one of the ways .
Based on this background , The researchers proposed PrefixRL—— Optimize Parallel Prefix Circuits with deep reinforcement learning .
According to the researchers , They not only proved AI You can design circuits from scratch , And ratio EDA The tool is designed smaller 、 faster .
Latest NVIDIA Hopper Architecture has 13000 individual AI Examples of circuit design .
Let's take a look at this study .
This paper mainly studies a popular parallel prefix circuit , Two characteristics of the circuit are emphatically discussed : Circuit area and delay .
Existing basic optimization ideas , It uses a circuit generator to convert prefix graphics into circuits with wires and logic gates , And then use the physical synthesis tool to further optimize .
They regard arithmetic circuit design as a reinforcement learning task , Train one agent To optimize two features .
For Prefix Circuits , Also designed an environment .
In this environment agent Play building circuit architecture ( Prefix graphics ) The game of , You can add or Delete node , You will be rewarded for minimizing circuit area and low delay .
Used by researchers Q-Learning Algorithms to train agent.
First, the prefix graph is represented as a grid , Every element in the grid is mapped to a node in the circuit .
Both input and output are grids , Only each element in the input grid indicates whether the node exists , The output of each element represents the... Used to add or remove nodes Q value .
In actual training ,PrefixRL It is a highly computational task : Physical simulation of each GPU need 256 individual CPU, Training 64b Use cases cost more than 32000 individual GPU Hours .
So , Researchers have also developed a distributed reinforcement learning training platform Raptor.
Results show , At the same delay 、 Under efficiency PrefixRL Area ratio of adder EDA The area of the tool adder is reduced 25%.
Research team
This research is from NVIDIA applied deep learning research group .
They hope this method will make AI Applied to practical circuit design problems .
In recent years ,AI Many technology companies are already working on designing chips .
The most typical example is Google , last year 6 Month in Nature Published an article on :A graph placement methodology for fast chip design.
The paper said ,AI Can be in 6 Generate chip design drawings within hours , And better than human design .
And Samsung 、 New ideas 、cadence And other enterprises also have corresponding solutions .
A while ago in NVIDIA GTC At the conference , Chief scientist 、 Master of computer architecture Bill Dally Just share AI Several applications in chip design .
Including predicted voltage drop 、 Predict parasitic parameters 、 Layout and wiring 、 Automated standard cell migration .
however , Even if progress is frequent , There are also many voices of doubt , such as , The design ability is even worse than that of human beings .
about AI Designing chips , What do you think ?
Reference link :
[1]https://developer.nvidia.com/blog/designing-arithmetic-circuits-with-deep-reinforcement-learning/
[2]https://arxiv.org/pdf/2205.07000.pdf
[3]https://twitter.com/rjrshr/status/1545446397759016962
[4]https://www.hpcwire.com/2022/04/18/nvidia-rd-chief-on-how-ai-is-improving-chip-design/
边栏推荐
- Integrated network architecture and network slicing technology of air, earth and sea
- LeetCode 2315. Statistical asterisk (string)
- Google Earth Engine——Hansen Global Forest Change v1.8 (2000-2020) 森林覆盖度和森林损失量数据集
- MySQL query error
- ROS 重名
- LeetCode 2331. Calculate the value of Boolean binary tree (tree traversal)
- Game theory (Depu) and investment (40/100)
- Win10 start key click no response
- mpu9250 ky9250姿态、角度模块和mpu9250 mpl dma对比
- Win10 install Apache Jena 3.17
猜你喜欢
mpu9250 ky9250姿态、角度模块和mpu9250 mpl dma对比
(二)使用MySQL
如何在双链笔记软件中建立仪表盘和知识库?以嵌入式小组件库 NotionPet 为例
Mobile keyboard (simulation question)
[LeetCode周赛复盘] 第 302 场周赛20220717
Use testeract JS offline recognition picture text record
LeetCode 2331. 计算布尔二叉树的值(树的遍历)
Paper notes: mind the gap an empirical evaluation of impaction ofmissing values techniques in timeseries
How to use SVG to make text effects arranged along any path
SVN学习
随机推荐
ROS 重名
追根问底:Objective-C关联属性原理分析
6G smart endogenous: technical challenges, architecture and key features
2022/7/14
Win10 start key click no response
Pytorch. NN implementation of multi-layer perceptron
How to use SVG to make text effects arranged along any path
Pytorch.nn实现多层感知机
如果是用mybatics去访问达梦数据库,相当于完全一样了?因为SQL语法没变。对吧?
Environment variable configuration of win10
Establishment of redis cluster, one master, two slave and three Sentinels
6G全域融合网络展望
Game theory (Depu) and investment (40/100)
Satellite network capacity improvement method based on network coding
MySQL query error
Maximal semi connected subgraph (tarjan contraction + topological ordering + DP longest chain)
英伟达用AI设计GPU:最新H100已经用上,比传统EDA减少25%芯片面积
[csp-j 2021] summary
[in vivado middle note ILA IP core]
连通图(并查集)