当前位置:网站首页>[vscade configuration markdown environment] user friendly~
[vscade configuration markdown environment] user friendly~
2022-07-20 09:51:00 【Bukaisen, East Africa】
Because before Free of charge The original Typora Out of date QAQ·, So I found in Vscode You can also configure Markdown~ It's really easy to use haha
The following are the configuration steps , Very simple. ~
Vscode Official website :Vscode
Markdown grammar : About Markdown I want to say this
1. Installing a plug-in
Markdown Preview Enhanced
Markdown All in One
2. The theme
github The theme
Markdown Preview Github Styling
There should be other topics , Wait for me to slowly explore haha
3. Basic use
- Create a file to .md For the suffix
- Click on the top right to preview
Then you can be happy Markdown Ha ha
Markdown Grammar can refer to a blog I wrote : About Markdown I want to say this
I wish you happiness writing~
边栏推荐
- 小波分析之多分辨率分解和重构过程详解
- [mindspore learning] [multi label classification] how to build a multi label mindrecord format data set of images
- RTOS——RT-Thread Studio
- 皮尔逊相关系数及代码实现(C语言+MATLAB)
- RTOS——RT-Thread快速入门
- [Lora & nb IOT] current situation analysis
- STM32f4 使用高级定时器输出PWM波(含代码)
- Vivado2018.2 version with PS side configuration (BD) when calling Modelsim simulation: (vlog-13006) could not find the package (sc_util_v1_0_3_pkg)
- 【DOM】初识DOM
- RAC deployment of centos7x Oracle 11g (no graphical installation)
猜你喜欢
Intelligent gateway based on Ruixin micro 3568 core board
Vivado2018.2 version with PS side configuration (BD) when calling Modelsim simulation: (vlog-13006) could not find the package (sc_util_v1_0_3_pkg)
FPGA——用VGA时序显示图像原理详解(2)
i.MX8MP开发板移植USBWIFI RTL8192EU驱动
RS232标准DB9接口定义
Quanzhi t507 realizes the whole process of SPI to can
FPGA -- detailed explanation of the principle of displaying images with VGA timing (2)
Xilinx 7系列原语使用(时钟相关)——(一)
【LoRa&NB-IoT】现状分析
vivado2018.2版本带PS侧配置(bd)调用modelsim仿真时:(vlog-13006) Could not find the package (sc_util_v1_0_3_pkg)
随机推荐
FPGA网口实现与详解(3)
MNN learning notes
Vit structure
Add directory navigation to personal blog website articles
Depth evaluation of Ruixin micro rk3568 development board
"Embedded intelligence" constantly empowers medical devices
vivado2020在编译过程中报错总结
FPGA ——IP核的封装和调用(vivado)
[Lora & nb IOT] current situation analysis
Xilinx FPGA key resource evaluation
Vivado2018.2 version with PS side configuration (BD) when calling Modelsim simulation: (vlog-13006) could not find the package (sc_util_v1_0_3_pkg)
测评瑞萨RZ/G2L存储读写速度与网络
The difference between bitwise negation and logical negation in Verilog language
Allegro (cadence)导出gerber文件步骤
vivado2018.2报错及解决方法记录
个人博客网站文章添加目录导航
RS232标准DB9接口定义
如何把一个“平台” 塞进一个小盒子里?(下)|技术实现篇
G2L系列 核心板 -RZ/G2L 处理器简介|框架图|功耗|原理图及硬件设计指南
Analysis of common activation functions