当前位置:网站首页>Hightec new aurix tc37x demo project
Hightec new aurix tc37x demo project
2022-07-19 04:46:00 【Big orange madness】
Preface
AURIX TriCore Developed IDE More software , There are Tasking and HighTec, This article introduces through HighTec newly build AURIX TC37X demo engineering , It also tells how to compile 、 Commissioning, etc .
from Tasking Engineering transplantation can also refer to this article .
Use steps
First, plan the path relationship between the project and the source code , Try to ensure the independence of engineering and source code , Convenient for subsequent use of different IDE, Transplant .
Create a project
1、 open HighTec after , Click Create HighTec engineering .
2、 Select a blank project to create .
3、 Project naming , At the same time choose HighTec Project path , After the next step, you can click to complete the creation .
4、 Right click Project , Click on "Properties", Choose a specific chip model .
The code to compile
After the project is created, it is found that there is only one “Includes”, At this point, we need to add the source code .
1、 First, copy the source code to the directory we created in the file manager src Next .
2、 Add code path to the project .
3、 Click Advanced , Add by path linking ( The relative path is adopted here, so that the change of the project path will not be affected ).
4、 Ready to add header file : Right click Project , Click on "Properties".
5、 Click Select after the pop-up box “Workspace...”, Click the header file project to be added in the newly popped project , Press key “Alt+*” an , Then press the key combination “Ctrl+A” Future generations ( No response, press more times ), Add all at once ( Applicable to the first creation function , Add it separately later ).
6、 When I'm done , Save and close ; A box may pop up , Click on “yes” that will do .
7、 Add link file path ( Relative paths , The linked file selection is applicable to HighTec Engineering documents :src\ToolEnv\0_Build\1_Config\Config_Tricore_Gnuc\Lcf_Gnuc_Tricore_Tc.lsl), Also check to not link the startup file ( There is... In the source code , So no need ).
8、 Right click the project and select compile , Or the compilation icon of the toolbar .
9、 You can check the compilation progress (makfile It takes a long time to generate ).
Download debugging
1、 use HighTec IDE Self debugging tools UDE( Integrated ). For the first time, you need to create , Then click debug directly .
2、 There are usually error warnings in the pop-up interface , The prompt is wrong .
3、 Select the interface with prompt and error , Select chip debugging configuration .
4、 Select the configuration file of the target board chip type , Save after confirmation .
5、 After saving, it will automatically start downloading , You can see IDE The following progress .
6、 Start clicking program download .
7、 Click exit after downloading ( Both interfaces are ).
8、 Reset 、 Can run .
9、 The download box will pop up again after each compilation , At this point, you can choose to download and debug again .
边栏推荐
- masm32写程序
- Practice and improvement of children's network protection industry based on mobile Internet application
- [Unity] 交互之双击
- 【FPGA教程案例26】在FPGA中通过verilog来实现小数的基础运算
- Redis cluster interview questions
- Delete the file unable to find or create trash directory
- Unity UMP打包黑屏問題總結
- 复旦微FMQL(国产Zynq) 【IAR裸机开发之PS】——非字节对齐访问
- Warriors of the Visual Studio, Assemble! (Visual Studio的勇士们,汇编吧!) 原创 2009年07月12日 19:40:00 标签:汇编 /mic
- Kettle5.4 problem record
猜你喜欢
VB. Net plug-in development - extract files
Virtual lab basic experiment tutorial -7 Polarization (3)
Quickly master Mipi development strategy
使用小丸工具箱进行极限视频压缩
C语言动态内存开辟和柔性数组
[fuel cell] simulation of fuel cell system control strategy based on Simulink
TiDB 性能分析和优化
【TA-霜狼_may-《百人计划》】基础渲染光照介绍(一)
Usage scenarios and usage of judgment and rounding down in MySQL
OLTP 负载性能优化实践
随机推荐
Policy mode replaces if else
根据日期重新排列数据js
使用循环语句制作登录程序
【FPGA教程案例27】通过Verilog实现双口RAM乒乓结构
Redis cluster interview questions
老年祝福火爆短视频微信小程序源码下载支持流量主
北斗时钟服务器(NTP服务器)让高考时间更加精准
高仿网易云音乐UI的微信小程序源码
Codeforces Round #807 (Div 2.) AB
Eureka, take advantage of the tens of millions of daily visits!
[FPGA tutorial case 26] realize the basic operation of decimals through Verilog in FPGA
简历书写注意事项
Autojs learning - map finding data generation
模板类的声明和定义
万文多图之Word高效插入参考文献
使用小丸工具箱进行极限视频压缩
用FastApi进行WEB开发
常用postgresql数据操作备忘(不定时更新)
Minio installation, deployment and use
Efficient insertion of references in word with thousands of words and many pictures